

# Xenergetic's TSMC 22 Compiler



Compiler Features	Compiler Options	Supported BE/FE Models
<ul style="list-style-type: none"> <li>• Single rail design</li> <li>• Foundry bitcell based</li> <li>• Four metal layers</li> <li>• Standard memory interface:                             <ul style="list-style-type: none"> <li>• All I/O pins on one side</li> <li>• Power pins in metal 4</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>• Column Redundancy</li> <li>• External timing tuning</li> <li>• Periphery power gating</li> <li>• Bit-wise write mask</li> <li>• Assist techniques</li> <li>• DFT (bypass, boundary scan)</li> </ul>	<ul style="list-style-type: none"> <li>• Verilog</li> <li>• .lef</li> <li>• .lib (liberty, NLDM timing/power, CCS, AOCV, LVF)</li> <li>• EM/IR (Voltus PGV)</li> <li>• DFT (Tessent MBIST, ATPG)</li> <li>• UPF</li> <li>• CDL</li> <li>• GDSII</li> </ul>

Compiler	Ultra-Low-Power SP	Low-Power SP	Low-Power TP
Key feature	30% – 50% lower power Area optimized	30% – 50% lower power Area optimized	30% – 50% lower power Area optimized
Process	ULP	LP	LP
Bitcell	ULLHD	HD	HD
Periphery VT	UHVT, SVT	SVT	SVT
Compiler Range	2kb – 1Mb	2kb – 1Mb	2kb-64kb
Words	64-32k	64-32k	64-2k
Word size	16 - 144	16 - 144	16 - 144
Mux	4, 8	4, 8	4, 8
Frequency range	40-400MHz	100-800MHz	240-800MHz

[www.xenergetic.com](http://www.xenergetic.com)

Scheelevägen 15, 223 70 Lund, Sweden  
+46 76-267 1820